## $I^{2} \mathbf{C}^{\text {TM }}$ Serial EEPROM Family Data Sheet

## Features:

- 128-bit through 512 Kbit devices
- Single supply with operation down to 1.7 V for 24AAXX devices
- Low-power CMOS technology:
- 1 mA active current, typical
- $1 \mu \mathrm{~A}$ standby current, typical (I-temp)
- 2-wire serial interface bus, $\mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ compatible
- Schmitt Trigger inputs for noise suppression
- Output slope control to eliminate ground bounce
- $100 \mathrm{kHz}(1.7 \mathrm{~V})$ and $400 \mathrm{kHz}(\geq 2.5 \mathrm{~V})$ compatibility
- 1 MHz for 24FCXX products
- Self-timed write cycle (including auto-erase)
- Page write buffer
- Hardware write-protect available on most devices
- Factory programming (QTP) available
- ESD protection > 4,000V
- 1 million erase/write cycles
- Data retention > 200 years
- 8-lead PDIP, SOIC, TSSOP and MSOP packages
- 5-lead SOT-23 package (most 1-16 Kbit devices)
- 8 -lead $2 \times 3 \mathrm{~mm}$ and $5 \times 6 \mathrm{~mm}$ DFN packages available
- Pb-free and RoHS compliant
- Available for extended temperature ranges:
- Industrial (I): $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Automotive (E): $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


## Description:

The Microchip Technology Inc. 24CXX, 24LCXX, 24AAXX and 24FCXX ( $24 \mathrm{XX}{ }^{*}$ ) devices are a family of 128-bit through 512 Kbit Electrically Erased PROMs. The devices are organized in blocks of x8-bit memory with 2 -wire serial interfaces. Low-voltage design permits operation down to 1.7 V (for 24AAXX devices), with standby and active currents of only $1 \mu \mathrm{~A}$ and 1 mA , respectively. Devices 1 Kbit and larger have page write capability. Parts having functional address lines allow connection of up to 8 devices on the same bus. The 24XX family is available in the standard 8 -pin PDIP, surface mount SOIC, TSSOP and MSOP packages. Most 128-bit through 16 Kbit devices are also available in the 5 -lead SOT-23 package. DFN packages ( $2 \times 3 \mathrm{~mm}$ or $5 \times 6 \mathrm{~mm}$ ) are also available. All packages are Pb -free (Matte Tin) finish.

## Package Types ${ }^{(1)}$


*24XX is used in this document as a generic part number for 24 series devices in this data sheet. 24XX64, for example, represents all voltages of the 64 Kbit device.

## 24AAXX/24LCXX/24FCXX

TABLE 1-1: DEVICE SELECTION TABLE

| Part Number | Vcc Range | Max. Clock Frequency | Page Size | WriteProtect Scheme | Functional Address Pins | Temp. Range | Packages ${ }^{(5)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 128-bit devices |  |  |  |  |  |  |  |
| 24AA00 | 1.7-5.5V | $400 \mathrm{kHz}{ }^{(1)}$ | - | None | None | 1 | P, SN, ST, OT, MC |
| 24LC00 | $2.5-5.5 \mathrm{~V}$ | $400 \mathrm{kHz}{ }^{(1)}$ |  |  |  | I |  |
| 24C00 | $4.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | I, E |  |
| 1 Kb devices |  |  |  |  |  |  |  |
| 24AA01 | 1.7-5.5V | $400 \mathrm{kHz}{ }^{(2)}$ | 8 bytes | Entire Array | None | I | P, SN, ST, MS, OT, MC |
| 24LC01B | $2.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | I, E |  |
| 24AA014 | 1.7-5.5V | $400 \mathrm{kHz}{ }^{(2)}$ | 16 bytes | Entire Array | A0, A1, A2 | I | P, SN, ST, MS, MC |
| 24LC014 | $2.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | I |  |
| 24C01C | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | 400 kHz | 16 bytes | None | A0, A1, A2 | I, E | P, SN, ST, MC |
| 2 Kb devices |  |  |  |  |  |  |  |
| 24AA02 | 1.7-5.5V | $400 \mathrm{kHz}{ }^{(2)}$ | 8 bytes | Entire Array | None | 1 | P, SN, ST, MS, OT, MC |
| 24LC02B | $2.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | I, E |  |
| 24AA024 | 1.7-5.5V | $400 \mathrm{kHz}{ }^{(2)}$ | 16 bytes | Entire Array | A0, A1, A2 | I | P, SN, ST, MS, MC |
| 24LC024 | $2.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | I |  |
| 24AA025 | $1.7-5.5 \mathrm{~V}$ | $400 \mathrm{kHz}{ }^{(2)}$ | 16 bytes | None | A0, A1, A2 | I | P, SN, ST,MS, MC |
| 24LC025 | $2.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | 1 |  |
| 24C02C | 4.5-5.5V | 400 kHz | 16 bytes | Upper Half of Array | A0, A1, A2 | I, E | P, SN, ST, MC |
| 4 Kb devices |  |  |  |  |  |  |  |
| 24AA04 | 1.7-5.5V | $400 \mathrm{kHz}{ }^{(2)}$ | 16 bytes | Entire Array | None | I | P, SN, ST, MS, OT, MC |
| 24LC04B | $2.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | I, E |  |
| 8 Kb devices |  |  |  |  |  |  |  |
| 24AA08 | 1.7-5.5V | $400 \mathrm{kHz}{ }^{(2)}$ | 16 bytes | Entire Array | None | I | P, SN, ST, MS, OT, MC |
| 24LC08B | $2.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | I, E |  |
| 16 Kb devices |  |  |  |  |  |  |  |
| 24AA16 | 1.7-5.5V | $400 \mathrm{kHz}{ }^{(2)}$ | 16 bytes | Entire Array | None | I | P, SN, ST, MS, OT, MC |
| 24LC16B | $2.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | I, E |  |
| 32 Kb devices |  |  |  |  |  |  |  |
| 24AA32A | 1.7-5.5V | $400 \mathrm{kHz}{ }^{(2)}$ | 32 bytes | Entire Array | A0, A1, A2 | I | P, SN, SM, ST, MS, MC |
| 24LC32A | $2.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | I, E |  |
| 64 Kb devices |  |  |  |  |  |  |  |
| 24AA64 | 1.7-5.5V | $400 \mathrm{kHz}{ }^{(2)}$ | 32 bytes | Entire Array | A0, A1, A2 | I | P, SN, SM, ST, MS, MC |
| 24LC64 | $2.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | I, E |  |
| 24FC64 | 1.7-5.5V | $1 \mathrm{MHz}^{(3)}$ |  |  |  | I |  |

Note 1: 100 kHz for Vcc <4.5V.
2: 100 kHz for $\mathrm{Vcc}<2.5 \mathrm{~V}$.
3: 400 kHz for $\mathrm{Vcc}<2.5 \mathrm{~V}$.
4: Pins A0 and A1 are no-connects for the 24 XX 128 and 24 XX 256 in the MSOP package.
5: $\mathrm{P}=8$-PDIP, $\mathrm{SN}=8-\mathrm{SOIC}(3.90 \mathrm{~mm}$ JEDEC), $\mathrm{ST}=8-\mathrm{TSSOP}, \mathrm{OT}=5$ or $6-\mathrm{SOT} 23, \mathrm{MC}=2 \times 3 \mathrm{~mm}$ DFN, MS $=8-M S O P, S M=8-S O I C(200 \mathrm{mil}$ EIAJ $), \mathrm{MF}=5 \times 6 \mathrm{~mm}$ DFN.

## 24AAXX/24LCXX/24FCXX

TABLE 1-1: DEVICE SELECTION TABLE (CONTINUED)

| Part Number | Vcc Range | Max. Clock Frequency | Page Size | Write- <br> Protect <br> Scheme | Functional Address Pins | Temp. Range | Packages ${ }^{(5)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 128 Kb devices |  |  |  |  |  |  |  |
| 24AA128 | 1.7-5.5V | $400 \mathrm{kHz}{ }^{(2)}$ | 64 bytes | Entire Array | $\begin{gathered} \mathrm{A} 0, \mathrm{~A} 1, \\ \mathrm{~A} 2^{(4)} \end{gathered}$ | 1 | $\begin{aligned} & \text { P, SN, SM, ST, MS, MF, } \\ & \text { ST14 } \end{aligned}$ |
| 24LC128 | $2.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | I, E |  |
| 24FC128 | 1.7-5.5V | $1 \mathrm{MHz}^{(3)}$ |  |  |  | 1 |  |
| 256 Kb devices |  |  |  |  |  |  |  |
| 24AA256 | 1.7-5.5V | $400 \mathrm{kHz}{ }^{(2)}$ | 64 bytes | Entire Array | $\begin{gathered} \mathrm{A} 0, \mathrm{~A} 1, \\ \mathrm{~A} 2^{(4)} \end{gathered}$ | 1 | P, SN, SM, ST, MS, MF, ST14 |
| 24LC256 | $2.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | I, E |  |
| 24FC256 | 1.7-5.5V | $1 \mathrm{MHz}^{(3)}$ |  |  |  | 1 |  |
| 512 Kb devices |  |  |  |  |  |  |  |
| 24AA512 | 1.7-5.5V | $400 \mathrm{kHz}{ }^{(2)}$ | $128$ <br> bytes | Entire Array | A0, A1, A2 | I | P, SM, MF, ST14 |
| 24LC512 | $2.5-5.5 \mathrm{~V}$ | 400 kHz |  |  |  | I, E |  |
| 24FC512 | $1.7-5.5 \mathrm{~V}^{(3)}$ | 1 MHz |  |  |  | I |  |

Note 1: 100 kHz for Vcc $<4.5 \mathrm{~V}$.
2: 100 kHz for $\mathrm{Vcc}<2.5 \mathrm{~V}$.
3: 400 kHz for Vcc <2.5V.
4: Pins A0 and A1 are no-connects for the 24XX128 and 24XX256 in the MSOP package.
5: $\mathrm{P}=8$-PDIP, $\mathrm{SN}=8-\mathrm{SOIC}(3.90 \mathrm{~mm}$ JEDEC $), \mathrm{ST}=8-\mathrm{TSSOP}, \mathrm{OT}=5$ or $6-\mathrm{SOT} 23, \mathrm{MC}=2 \times 3 \mathrm{~mm}$ DFN, MS $=8-M S O P, S M=8-S O I C(200 \mathrm{mil}$ EIAJ $), \mathrm{MF}=5 \times 6 \mathrm{~mm}$ DFN.

## 24AAXX/24LCXX/24FCXX

### 2.0 ELECTRICAL CHARACTERISTICS


#### Abstract

Absolute Maximum Ratings ${ }^{( } \dagger$ ) Vcc6.5 V

All inputs and outputs w.r.t. Vss ....................................................................................................... -0.6V to Vcc +1.0 V Storage temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Ambient temperature with power applied $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

ESD protection on all pins $\geq 4 \mathrm{kV}$


$\dagger$ NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 2-1: DC CHARACTERISTICS

| DC CHARACTERISTICS |  |  | Electrical Characteristics: <br> Industrial (I): $\quad \mathrm{Vcc}=+1.7 \mathrm{~V}$ to $5.5 \mathrm{~V} \quad \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Automotive (E): $\quad \mathrm{VCC}=+2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \quad \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Sym. | Characteristic | Min. | Max. | Units | Conditions |
| D1 | - | A0, A1, A2, SCL, SDA and WP pins: | - | - | - | - |
| D2 | VIH | High-level input voltage | 0.7 Vcc | - | V | - |
| D3 | VIL | Low-level input voltage | - | 0.3 Vcc 0.2 Vcc | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{Vcc} \geq 2.5 \mathrm{~V} \\ & \mathrm{Vcc}<2.5 \mathrm{~V} \end{aligned}$ |
| D4 | VHYS | Hysteresis of Schmitt Trigger inputs (SDA, SCL pins) | 0.05 Vcc | - | V | (Note 1) |
| D5 | VoL | Low-level output voltage | - | 0.40 | V | $\mathrm{IOL}=3.0 \mathrm{~mA} @ \mathrm{Vcc}=2.5 \mathrm{~V}$ |
| D6 | ILI | Input leakage current | - | $\pm 1$ | $\mu \mathrm{A}$ | VIN = Vss or Vcc |
| D7 | ILO | Output leakage current | - | $\pm 1$ | $\mu \mathrm{A}$ | Vout $=$ Vss or Vcc |
| D8 | CIN, Cout | Pin capacitance (all inputs/outputs) | - | 10 | pF | $\begin{aligned} & \mathrm{VCC}=5.0 \mathrm{~V}(\text { Note 1) } \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { FCLK }=1 \mathrm{MHz} \end{aligned}$ |
| D9 | Icc Read | Operating current | - | $\begin{gathered} 400 \\ 1 \end{gathered}$ | $\mu \mathrm{A}$ <br> mA | $\begin{aligned} & 24 \mathrm{XX} 128,256,512: \mathrm{Vcc}=5.5 \mathrm{~V}, \\ & \mathrm{SCL}=400 \mathrm{kHz} \\ & \text { All except } 24 \mathrm{XX} 128,256,512: \\ & \mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{SCL}=400 \mathrm{kHz} \end{aligned}$ |
|  | Icc Write |  | - | $\begin{aligned} & 3 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \mathrm{Vcc}=5.5 \mathrm{~V} \text {, All except } 24 \mathrm{XX} 512 \\ & \mathrm{Vcc}=5.5 \mathrm{~V}, 24 \mathrm{XX} 512 \end{aligned}$ |
| D10 | Iccs | Standby current |  | 1 <br> 5 <br> 50 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{TA}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{SCL}=\mathrm{SDA}=\mathrm{VCC}=5.5 \mathrm{~V} \\ & \mathrm{~A} 0, \mathrm{~A} 1, \mathrm{~A} 2, \mathrm{WP}=\mathrm{Vss} \text { or } \mathrm{Vcc} \\ & \mathrm{TA}=-40^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \\ & \mathrm{SCL}=\mathrm{SDA}=\mathrm{VCC}=5.5 \mathrm{~V} \\ & \mathrm{~A} 0, \mathrm{~A} 1, \mathrm{~A} 2, \mathrm{WP}=\mathrm{Vss} \text { or } \mathrm{Vcc} \\ & 24 \mathrm{C} 01 \mathrm{C} \text { and } 24 \mathrm{C} 02 \mathrm{C} \text { only } \\ & \mathrm{SCL}=\mathrm{SDA}=\mathrm{VCC}=5.5 \mathrm{~V} \\ & \mathrm{~A} 0, \mathrm{~A} 1, \mathrm{~A} 2, \mathrm{WP}=\mathrm{Vss} \text { or } \mathrm{Vcc} \end{aligned}$ |

Note 1: This parameter is periodically sampled and not $100 \%$ tested.

## 24AAXX/24LCXX/24FCXX

TABLE 2-2: AC CHARACTERISTICS - ALL EXCEPT 24XX00, 24C01C AND 24C02C

| AC CHARACTERISTICS |  |  | Electrical Characteristics: <br> Industrial (I): $\quad \mathrm{Vcc}=+1.7 \mathrm{~V}$ to $5.5 \mathrm{~V} \quad \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Automotive (E): $\quad \mathrm{VcC}=+2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \quad \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Sym. | Characteristic | Min. | Max. | Units | Conditions |
| 1 | FCLK | Clock frequency | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} \hline 100 \\ 400 \\ 400 \\ 1000 \end{gathered}$ | kHz | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FCXXX} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FCXXX} \end{aligned}$ |
| 2 | THIGH | Clock high time | $\begin{gathered} 4000 \\ 600 \\ 600 \\ 500 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FCXXX} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FCXXX} \end{aligned}$ |
| 3 | TLOW | Clock low time | $\begin{gathered} 4700 \\ 1300 \\ 1300 \\ 500 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FCXXX} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \text { 24FCXXX } \end{aligned}$ |
| 4 | TR | SDA and SCL rise time (Note 1) | - | $\begin{gathered} 1000 \\ 300 \\ 300 \end{gathered}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FCXXX} \end{aligned}$ |
| 5 | TF | SDA and SCL fall time (Note 1) | - | $\begin{aligned} & 300 \\ & 100 \end{aligned}$ | ns | $\begin{aligned} & \text { All except 24FCXXX } \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FCXXX} \end{aligned}$ |
| 6 | Thd:STA | Start condition hold time | $\begin{gathered} \hline 4000 \\ 600 \\ 600 \\ 250 \end{gathered}$ | - - | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<\mathbf{2 . 5 \mathrm { V } 2 4 \mathrm { FCXXX }} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FCXXX} \end{aligned}$ |
| 7 | Tsu:STA | Start condition setup time | $\begin{gathered} 4700 \\ 600 \\ 600 \\ 250 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FCXXX} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FCXXX} \end{aligned}$ |
| 8 | THD:DAT | Data input hold time | 0 | - | ns | (Note 2) |
| 9 | Tsu:dAt | Data input setup time | $\begin{aligned} & 250 \\ & 100 \\ & 100 \\ & \hline \end{aligned}$ | - | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FCXXX} \\ & \hline \end{aligned}$ |
| 10 | Tsu:STO | Stop condition setup time | $\begin{gathered} 4000 \\ 600 \\ 600 \\ 250 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FCXXX} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FCXXX} \end{aligned}$ |
| 11 | Tsu:WP | WP setup time | $\begin{gathered} 4000 \\ 600 \\ 600 \\ \hline \end{gathered}$ | - | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FCXXX} \end{aligned}$ |
| 12 | THD:WP | WP hold time | $\begin{aligned} & 4700 \\ & 1300 \\ & 1300 \end{aligned}$ | - | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FCXXX} \end{aligned}$ |

Note 1: Not $100 \%$ tested. $\mathrm{CB}=$ total capacitance of one bus line in pF .
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns ) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance ${ }^{\text {TM }}$ Model, which can be obtained from Microchip's web site: www.microchip.com.
4: 24 FCXXX denotes the $24 \mathrm{FC} 64,24 \mathrm{FC} 128,24 \mathrm{FC} 256$ and 24 FC 512 devices.

## 24AAXX/24LCXX/24FCXX

## TABLE 2-2: AC CHARACTERISTICS - ALL EXCEPT 24XX00, 24C01C

 AND 24C02C (CONTINUED)| AC CHARACTERISTICS |  |  | Electrical Characteristics: <br> Industrial (I): $\quad \mathrm{VCC}=+1.7 \mathrm{~V}$ to $5.5 \mathrm{~V} \quad \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Automotive (E): $\quad \mathrm{VCC}=+2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \quad \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Sym. | Characteristic | Min. | Max. | Units | Conditions |
| 13 | TAA | Output valid from clock (Note 2) | - | $\begin{gathered} \hline \hline 3500 \\ 900 \\ 900 \\ 400 \end{gathered}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FCXXX} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FCXXX} \end{aligned}$ |
| 14 | TbuF | Bus free time: Time the bus must be free before a new transmission can start | $\begin{gathered} \hline 4700 \\ 1300 \\ 1300 \\ 500 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FCXXX} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FCXXX} \end{aligned}$ |
| 15 | ToF | Output fall time from VIH minimum to VIL maximum $\mathrm{CB} \leq 100 \mathrm{pF}$ | $10+0.1$ Св | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ | ns | All except 24FCXXX (Note 1) 24FCXXX (Note 1) |
| 16 | Tsp | Input filter spike suppression (SDA and SCL pins) | - | 50 | ns | All except 24FCXXX (Note 1) |
| 17 | Twc | Write cycle time (byte or page) | - | 5 | ms |  |
| 18 | - | Endurance | 1,000,000 | - | cycles | $25^{\circ} \mathrm{C}$ (Note 3) |

Note 1: Not $100 \%$ tested. $\mathrm{CB}=$ total capacitance of one bus line in pF .
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns ) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance ${ }^{\text {TM }}$ Model, which can be obtained from Microchip's web site: www.microchip.com.

4: 24FCXXX denotes the 24FC64, 24FC128, 24FC256 and 24FC512 devices.

## 24AAXX/24LCXX/24FCXX

## TABLE 2-3: AC CHARACTERISTICS - 24XX00, 24C01C AND 24C02C

| All Parameters apply across all recommended operating ranges unless otherwise noted | Industrial (I): <br> Automotive (E): |  | $\begin{aligned} & =-40^{\circ} \mathrm{C} \\ & =-40^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { to }+85^{\circ} \mathrm{C} \\ & \text { to }+125^{\circ} \end{aligned}$ | , $V c c=1.7 \mathrm{~V}$ to 5.5 V <br> $\mathrm{C}, \mathrm{Vcc}=4.5 \mathrm{~V}$ to 5.5 V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min. | Max. | Units | Conditions |
| Clock frequency | FCLK | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & \hline \hline 100 \\ & 100 \\ & 400 \end{aligned}$ | kHz | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \text { (E Temp range) } \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \end{aligned}$ |
| Clock high time | THIGH | $\begin{gathered} \hline 4000 \\ 4000 \\ 600 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ns | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(\mathrm{E} \text { Temp range }) \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \end{aligned}$ |
| Clock low time | TLOW | $\begin{aligned} & 4700 \\ & 4700 \\ & 1300 \\ & \hline \end{aligned}$ | - | ns | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(\mathrm{E} \text { Temp range }) \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & \hline \end{aligned}$ |
| SDA and SCL rise time (Note 1) | TR | - | $\begin{gathered} 1000 \\ 1000 \\ 300 \end{gathered}$ | ns | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(\mathrm{E} \text { Temp range }) \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \end{aligned}$ |
| SDA and SCL fall time | TF | - | 300 | ns | (Note 1) |
| Start condition hold time | Thd:Sta | $\begin{gathered} \hline 4000 \\ 4000 \\ 600 \end{gathered}$ | - | ns | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(\mathrm{E} \text { Temp range }) \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \end{aligned}$ |
| Start condition setup time | Tsu:Sta | $\begin{gathered} \hline 4700 \\ 4700 \\ 600 \end{gathered}$ | - | ns | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \text { (E Temp range) } \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \end{aligned}$ |
| Data input hold time | THD:DAT | 0 | - | ns | (Note 2) |
| Data input setup time | Tsu:DAT | $\begin{aligned} & 250 \\ & 250 \\ & 100 \end{aligned}$ | $-$ | ns | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(\mathrm{E} \text { Temp range }) \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \end{aligned}$ |
| Stop condition setup time | Tsu:sto | $\begin{gathered} \hline 4000 \\ 4000 \\ 600 \end{gathered}$ | - | ns | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(\mathrm{E} \text { Temp range }) \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \end{aligned}$ |
| Output valid from clock (Note 2) | TAA | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} 3500 \\ 3500 \\ 900 \\ \hline \end{gathered}$ | ns | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(\mathrm{E} \text { Temp range }) \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \end{aligned}$ |
| Bus free time: Time the bus must be free before a new transmission can start | TbuF | $\begin{aligned} & 4700 \\ & 4700 \\ & 1300 \end{aligned}$ | - | ns | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(\mathrm{E} \text { Temp range }) \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \end{aligned}$ |
| Output fall time from VIH minimum to VIL maximum | ToF | $\begin{gathered} 20+0.1 \\ C B \end{gathered}$ | 250 | ns | (Note 1), CB $\leq 100 \mathrm{pF}$ |
| Input filter spike suppression (SDA and SCL pins) | Tsp | - | 50 | ns | (Note 1) |
| Write cycle time | Twc | - | $\begin{gathered} 4 \\ 1.5 \end{gathered}$ | ms | $\begin{array}{\|l\|} 24 X X 00 \\ 24 C 01 C, 24 C 02 C \end{array}$ |
| Endurance |  | 1,000,000 | - | cycles | (Note 3) |

Note 1: Not $100 \%$ tested. $\mathrm{CB}=$ total capacitance of one bus line in pF .
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns ) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance ${ }^{\mathrm{TM}}$ Model which can be obtained at www.microchip.com.

## 24AAXX/24LCXX/24FCXX

FIGURE 2-1: $\quad$ BUS TIMING DATA


## 24AAXX/24LCXX/24FCXX

### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.
TABLE 3-1: PIN FUNCTION TABLE

| Pin <br> Name | 8-Pin <br> PDIP and <br> SOIC | 8-Pin <br> TSSOP and <br> MSOP | 5-Pin SOT-23 <br> 24XX00 | 5-Pin SOT-23 <br> All except <br> 24XX00 | 14-Pin <br> TSSOP | 8-Pin <br> 5x6 DFN and <br> $\mathbf{2 x 3}$ DFN | Function |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| A0 | 1 | $1^{(1)}$ | - | - | 1 | 1 | User configurable Chip Select ${ }^{(3)}$ |
| A1 | 2 | $2^{(1)}$ | - | - | 2 | 2 | User configurable Chip Select ${ }^{(3)}$ |
| A2 | 3 | 3 | - | - | 6 | 3 | User configurable Chip Select ${ }^{(3)}$ |
| VSS | 4 | 4 | 2 | 2 | 7 | 4 | Ground |
| SDA | 5 | 5 | 3 | 3 | 8 | 5 | Serial Data |
| SCL | 6 | 6 | 1 | 1 | 9 | 6 | Serial Clock |
| (NC) | - | - | 4 | - | $3,4,5$, | - | Not Connected |
| WP | $7^{(2)}$ | $7^{(2)}$ | - | 5 | 13 | 7 | Write-Protect Input |
| VCc | 8 | 8 | 5 | 4 | 14 | 8 | Power Supply |

Note 1: Pins 1 and 2 are not connected for the $24 X X 128$ and $24 X X 256$ MSOP packages.
2: Pin 7 is not used for 24XX00, 24XX025 and 24C01C.
3: Pins A0, A1 and A2 are not used by some devices (no internal connections). See Table 1-1 for details.

### 3.1 A0, A1, A2 Chip Address Inputs

The A0, A1 and A2 pins are not used by the 24XX01 through 24XX16 devices.
The A0, A1 and A2 inputs are used by the 24 C 01 C , 24C02C, 24XX014, 24XX024, 24XX025 and the 24XX32 through 24XX512 for multiple device operations. The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.
For the 24 XX 128 and 24 XX 256 in the MSOP package only, pins A0 and A1 are not connected.
Up to eight devices (two for the 24XX128 and 24XX256 MSOP package) may be connected to the same bus by using different Chip Select bit combinations.
In most applications, the chip address inputs A0, A1 and A2 are hard-wired to logic ' 0 ' or logic ' 1 '. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic ' 0 ' or logic ' 1 ' before normal device operation can proceed.

### 3.2 Serial Data (SDA)

This is a bidirectional pin used to transfer addresses and data into and out of the device. It is an open drain terminal. Therefore, the SDA bus requires a pull-up resistor to Vcc (typical $10 \mathrm{k} \Omega$ for $100 \mathrm{kHz}, 2 \mathrm{k} \Omega$ for 400 kHz and 1 MHz ).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

### 3.3 Serial Clock (SCL)

This input is used to synchronize the data transfer to and from the device.

### 3.4 Write-Protect (WP)

This pin must be connected to either Vss or Vcc. If tied to Vss, write operations are enabled. If tied to Vcc, write operations are inhibited but read operations are not affected. See Table 1-1 for the write-protect scheme of each device.

### 3.5 Power Supply (Vcc)

A Vcc threshold detect circuit is employed which disables the internal erase/write logic if Vcc is below 1.5 V at nominal conditions. For the $24 \mathrm{C} 00,24 \mathrm{C} 01 \mathrm{C}$ and 24C02C devices, the erase/write logic is disabled below 3.8 V at nominal conditions.

## 24AAXX/24LCXX/24FCXX

### 4.0 FUNCTIONAL DESCRIPTION

Each 24XX device supports a bidirectional, 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter, while a device receiving data is defined as a receiver. The bus has to be controlled by a master device which generates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24XX works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated.

## Block Diagram



* A0, A1, A2, WP and page latches are not used by some devices.
See Table 1-1, Device Selection Table, for details.


## 24AAXX/24LCXX/24FCXX

### 5.0 BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been defined (Figure 5-1).


### 5.1 Bus Not Busy (A)

Both data and clock lines remain high.

### 5.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

### 5.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must be ended with a Stop condition.

### 5.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.
The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of data bytes transferred between Start and Stop conditions is determined by the master device.

## 24AAXX/24LCXX/24FCXX

### 5.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit.

Note: During a write cycle, the 24 XX will not acknowledge commands.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end-ofdata to the slave by not generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave ( 24 XX ) will leave the data line high to enable the master to generate the Stop condition (Figure 5-2).

FIGURE 5-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS


FIGURE 5-2: ACKNOWLEDGE TIMING


## 24AAXX/24LCXX/24FCXX

### 5.6 Device Addressing For Devices Without Functional Address Pins

A control byte is the first byte received following the Start condition from the master device (Figure 5-3). The control byte begins with a four-bit control code. For the 24 XX , this is set as ' 1010 ' binary for read and write operations. The next three bits of the control byte are the block-select bits (B2, B1, B0). They are used by the master device to select which of the 256-word blocks of memory are to be accessed. These bits are in effect the three Most Significant bits of the word address. Note that B2, B1 and B0 are "don't care" for the 24XX00, the 24XX01 and 24XX02. B2 and B1 are "don't care" for the 24 XX 04 . B 2 is "don't care" for the 24 XX 08 .

The last bit of the control byte defines the operation to be performed. When set to ' 1 ', a read operation is selected. When set to ' 0 ' a write operation is selected. Following the Start condition, the 24XX monitors the SDA bus. Upon receiving a '1010' code, the block select bits and the $R / \bar{W}$ bit, the slave device outputs an Acknowledge signal on the SDA line. The address byte follows the acknowledge.

FIGURE 5-3: CONTROL AND ADDRESS BYTE ASSIGNMENTS FOR DEVICES WITHOUT ADDRESS PINS

| Control Byte Address Byte |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 24XX00 | S | 1 | 0 | 1 | 0 | x | x | x | $\mathrm{R} / \overline{\mathrm{W}}$ | ACK | x | x | x | x | A3 | . |  | A0 |
| 24XX01 | S | 1 | 0 | 1 | 0 | x | x | x | $\mathrm{R} / \overline{\mathrm{W}}$ | ACK | x | A6 | . | . | . | . |  | A0 |
| 24XX02 | S | 1 | 0 | 1 | 0 | x | x | x | $\mathrm{R} / \overline{\mathrm{W}}$ | ACK | A7 | . | . | . | . | . |  | A0 |
| 24XX04 | S | 1 | 0 | 1 | 0 | x | x | B0 | $\mathrm{R} / \overline{\mathrm{W}}$ | ACK | A7 | . | . | . | . | . |  | A0 |
| 24XX08 | S | 1 | 0 | 1 | 0 | x | B1 | B0 | $\mathrm{R} / \overline{\mathrm{W}}$ | ACK | A7 | . | . | . | . | . |  | A0 |
| 24XX016 | S | 1 | 0 | 1 | 0 | B2 | B1 | B0 | $\mathrm{R} / \overline{\mathrm{W}}$ | ACK | A7 | . | . | . | . |  |  | A0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{x}=$ "don't care" bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## 24AAXX/24LCXX/24FCXX

### 5.7 Device Addressing For Devices With Functional Address Pins

A control byte is the first byte received following the Start condition from the master device (Figure 5-4). The control byte begins with a 4-bit control code. For the 24 XX , this is set as ' 1010 ' binary for read and write operations. The next three bits of the control byte are the Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24 XX devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. These bits are, in effect, the three Most Significant bits of the word address.
For 24 XX 128 and 24 XX 256 in the MSOP package, the A0 and A1 pins are not connected. During device addressing, the A0 and A1 Chip Select bits (Figure 5-4) should be set to ' 0 '. Only two 24 XX128 or 24 XX 256 MSOP packages can be connected to the same bus.

The last bit of the control byte defines the operation to be performed. When set to a ' 1 ', a read operation is selected. When set to a ' 0 ', a write operation is selected.
For higher density devices (24XX32 through $24 X X 512$ ), the next two bytes received define the address of the first data byte. Depending on the product density, not all bits in the address high byte are used. A15, A14, A13 and A12 are "don't care" for 24XX32. A15, A14 and A13 are "don't care" for 24 XX 64 . A15 and A14 are "don't care" for 24XX128. A15 is "don't care" for 24XX256. All address bits are used for the 24 XX 512 . The upper address bits are transferred first, followed by the Less Significant bits.

Following the Start condition, the 24XX monitors the SDA bus. Upon receiving a ' 1010 ' code, appropriate device select bits and the R/W bit, the slave device outputs an Acknowledge signal on the SDA line. The address byte(s) follow the acknowledge.

FIGURE 5-4: CONTROL AND ADDRESS BYTE ASSIGNMENTS FOR DEVICES WITH ADDRESS PINS


| Address Byte |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| x | A6 | . | . | . | . | . | A0 |
| A7 | . | . | . | . | . |  | A0 |
| A7 | . | . | . | . | . |  | A0 |



[^0]
## 24AAXX/24LCXX/24FCXX

### 5.7.1 CONTIGUOUS ADDRESSING ACROSS MULTIPLE DEVICES

Chip Select bits A2, A1 and A0 can be used to expand the contiguous address space by adding up to eight 24 XXs on the same bus. Software can use the three address bits of the control byte as the three Most Significant bits of the address byte. For example, in the 24XX32 devices, software can use A0 of the control byte as address bit A12; A1 as address bit A13; and A2 as address bit A14 (Table 5-1). It is not possible to sequentially read across device boundaries.

TABLE 5-1: CONTROL BYTE ADDRESS BITS

|  | Maximum Devices | Maximum Contiguous Address Space | Chip Select Bit A2 | Chip Select Bit A1 | Chip Select Bit A0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1K (24C01C) | 8 | 8 Kb | A10 | A9 | A8 |
| 1K (24XX014) | 8 | 8 Kb | A10 | A9 | A8 |
| 2K (24C02C) | 8 | 16 Kb | A10 | A9 | A8 |
| 2K (24XX024/025) | 8 | 16 Kb | A10 | A9 | A8 |
| 32K (24XX32) | 8 | 256 Kb | A14 | A13 | A12 |
| 64K (24XX64) | 8 | 512 Kb | A15 | A14 | A13 |
| 128K (24XX128) | 8* | 1 Mb | A16* | A15* | A14 |
| 256K (24XX256) | 8* | 2 Mb | A17* | A16* | A15 |
| 512K (24XX512) | 8 | 4 Mb | A18 | A17 | A16 |

* Up to two 24 XX 128 or 24 XX 256 devices in the MSOP package can be added for up to 256 kb or 512 kb of address space, respectively. Bits A0 and A1 must be set to ' 0 '.


## 24AAXX/24LCXX/24FCXX

### 6.0 WRITE OPERATIONS

### 6.1 Byte Write

A byte write operation begins with a Start condition from the master followed by the four-bit control code (see Figure 6-1 and Figure 6-2). The next 3 bits are either the Block Address bits (for devices without address pins) or the Chip Select bits (for devices with address pins). Then the master transmitter clocks the $R / \bar{W}$ bit (which is a logic low) onto the bus. The slave then generates an Acknowledge bit during the ninth clock cycle.

The next byte transmitted by the master is the address byte (for 128-bit to 16 Kbit devices) or the high-order address byte (for 32-512 Kbit devices). For 32 through 512 Kbit devices, the high-order address byte is followed by the low-order address byte. In either case, each address byte is acknowledged by the 24XX and the address bits are latched into the internal address counter of the 24 XX .

For the 24 XX 00 devices, only the lower four address bits are used by the device. The upper four bits are "don't cares."

After receiving the ACK from the 24XX acknowledging the final address byte, the master device transmits the data word to be written into the addressed memory location. The 24 XX acknowledges again and the master generates a Stop condition, which initiates the internal write cycle.
If an attempt is made to write to an array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written, and the device will immediately accept a new command. After a byte Write command, the internal address counter will increment to the next address location. During a write cycle, the $24 X X$ will not acknowledge commands.

FIGURE 6-1: BYTE WRITE: 128-BIT TO 16 KBIT DEVICES


## FIGURE 6-2: BYTE WRITE: 32 TO 512 KBIT DEVICES



## 24AAXX/24LCXX/24FCXX

### 6.2 Page Write

The write control byte, word address byte(s), and the first data byte are transmitted to the 24XX in much the same way as in a byte write (see Figure 6-3 and Figure 6-4). The exception is that instead of generating a Stop condition, the master transmits up to one page of bytes ${ }^{(1)}$, which is temporarily stored in the on-chip page buffer. This data is then written into memory once the master has transmitted a Stop condition. Upon receipt of each word, the internal address counter is incremented by one. If the master should transmit more than one page of data prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle begins. During the write cycle, the $24 X X$ will not acknowledge commands.
Page writes can be any number of bytes within a page (up to the page size), starting at any address. Only the data bytes being addressed will be changed within the page.
If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command.

Note 1: See Device Selection Table 1-1 for the page size of each device.

### 6.3 Write-Protection

The WP pin allows the user to write-protect the array when the pin is tied to Vcc. See Device Selection Table 1-1 for the write-protect scheme of each device. If tied to Vss, the write protection is disabled. The WP pin is sampled prior to the Stop bit for every Write command (Figure 2-1). Toggling the WP pin after the Stop bit will have no effect on the execution of the write cycle.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of [page size - 1]. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

FIGURE 6-3: PAGE WRITE: 1 KB TO 16 KBIT DEVICES


FIGURE 6-4: PAGE WRITE: 32 TO 512 KBIT DEVICES


[^1]
## 24AAXX/24LCXX/24FCXX

### 7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge commands during a write cycle, this can be used to determine when the cycle is complete (This feature can be used to maximize bus throughput). Once the Stop condition for a Write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a Start condition, followed by the control byte for a Write command ( $\mathrm{R} / \mathrm{W}=0$ ). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, the Start bit and control byte must be re-sent. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next Read or Write command. See Figure 7-1 for flow diagram.

FIGURE 7-1: ACKNOWLEDGE POLLING FLOW


## 24AAXX/24LCXX/24FCXX

### 8.0 READ OPERATION

Read operations are initiated in much the same way as write operations with the exception that the $R / \bar{W}$ bit of the control byte is set to ' 1 '. There are three basic types of read operations: current address read, random read and sequential read.

### 8.1 Current Address Read

The 24XX contains an address counter that maintains the address of the last byte accessed, internally incremented by ' 1 '. Therefore, if the previous read or write operation was to address ' $n$ ' ( $n$ is any legal address), the next current address read operation would access data from address $\mathrm{n}+1$.
Upon receipt of the control byte with $R / \bar{W}$ bit set to ' 1 ', the 24 XX issues an acknowledge and transmits the 8 -bit data byte. The master will not acknowledge the transfer, but does generate a Stop condition and the 24XX discontinues transmission (Figure 8-1).

FIGURE 8-1: CURRENT ADDRESS READ


### 8.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the byte address must first be set. This is done by sending the byte address to the $24 X X$ as part of a write operation ( $\mathrm{R} / \overline{\mathrm{W}}$ bit set to ' 0 '). Once the byte address is sent, the master generates a Start condition following the acknowledge. This terminates the write operation, but not before the internal address counter is set. The master then issues the control byte again, but with the $R / \bar{W}$ bit set to a ' 1 '. The 24 XX will then issue an acknowledge and transmit the 8 -bit data byte. The master will not acknowledge the transfer but does generate a Stop condition, which causes the 24XX to discontinue transmission (Figure 8-2 and Figure 8-3). After a random Read command, the internal address counter will increment to the next address location.

FIGURE 8-2: RANDOM READ: 128-BIT TO 16 KBIT DEVICES


FIGURE 8-3: RANDOM READ: 32 TO 512 KBIT DEVICES


## 24AAXX/24LCXX/24FCXX

### 8.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24XX transmits the first data byte, the master issues an acknowledge as opposed to the Stop condition used in a random read. This acknowledge directs the 24XX to transmit the next sequentially addressed data byte (Figure 8-4). Following the final byte transmitted to the master, the master will NOT generate an acknowledge but will generate a Stop condition. To provide sequential reads, the 24XX contains an internal Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. If the last address byte in the array is acknowledged, the Address Pointer will roll over to address $0 \times 00$.

FIGURE 8-4: SEQUENTIAL READ

| Bus Activity |
| :--- |
| Master |

SDA Line
Control
Byte

## 24AAXX/24LCXX/24FCXX

## APPENDIX A: REVISION HISTORY

Revision A<br>Original release of document. Combined Serial EEPROM 24XXX device data sheets.<br>\section*{Revision B (02/2007)}<br>Change 1.8 V to 1.7 V ; Removed 14-Lead TSSOP<br>Package; Replaced Package Drawings; Revised Product ID Section. Updates throughout.

## 24AAXX/24LCXX/24FCXX

### 9.0 PACKAGING INFORMATION

### 9.1 Package Marking Information

8-Lead PDIP


Example: Pb-free


| 8-Lead PDIP Package Marking (Pb-free) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device | Line 1 Marking | Device | Line 1 Marking | Device | Line 1 Marking | Device | Line 1 Marking |
| 24AA00 | 24AA00 | 24LC00 | 24LC00 | 24C00 | 24C00 |  |  |
| 24AA01 | 24AA01 | 24LC01B | 24LC01B |  |  |  |  |
| 24AA014 | 24AA014 | 24LC014 | 24LC014 |  |  |  |  |
|  |  |  |  | 24C01C | 24C01C |  |  |
| 24AA02 | 24AA02 | 24LC02B | 24LC02B |  |  |  |  |
| 24AA024 | 24AA024 | 24LC024 | 24LC024 |  |  |  |  |
| 24AA025 | 24AA025 | 24LC025 | 24LC025 |  |  |  |  |
|  |  |  |  | 24C02C | 24C02C |  |  |
| 24AA04 | 24AA04 | 24LC04B | 24LC04B |  |  |  |  |
| 24AA08 | 24AA08 | 24LC08B | 24LC08B |  |  |  |  |
| 24AA16 | 24AA16 | 24LC16B | 24LC16B |  |  |  |  |
| 24AA32A | 24AA32A | 24LC32A | 24LC32A |  |  |  |  |
| 24AA64 | 24AA64 | 24LC64 | 24LC64 |  |  | 24FC64 | 24FC64 |
| 24AA128 | 24AA128 | 24LC128 | 24LC128 |  |  | 24FC128 | 24FC128 |
| 24AA256 | 24AA256 | 24LC256 | 24LC256 |  |  | 24FC256 | 24FC256 |
| 24AA512 | 24AA512 | 24LC512 | 24LC512 |  |  | 24FC512 | 24FC512 |

Legend: $X X \ldots$ Part number or part number code
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ' 01 ')
NNN Alphanumeric traceability code (2 characters for small packages)
e3 Pb-free JEDEC designator for Matte Tin (Sn) plated devices

Note: For very small packages with no room for the Pb-free JEDEC designator e3, the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Note: Please visit www.microchip.com/Pbfree for the latest information on Pb-free conversion.

## 24AAXX/24LCXX/24FCXX



Example: Pb-free


| 8-Lead SOIC Package Marking (Pb-free) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device | Line 1 Marking | Device | Line 1 Marking | Device | Line 1 Marking | Device | Line 1 Marking |
| 24AA00 | 24AA00T | 24LC00 | 24LC00T | 24C00 | 24C00T |  |  |
| 24AA01 | 24AA01T | 24LC01B | 24LC01BT |  |  |  |  |
| 24AA014 | 24AA014T | 24LC014 | 24LC014T |  |  |  |  |
|  |  |  |  | 24C01C | 24C01CT |  |  |
| 24AA02 | 24AA02T | 24LC02B | 24LC02BT |  |  |  |  |
| 24AA024 | 24AA024T | 24LC024 | 24LC024T |  |  |  |  |
| 24AA025 | 24AA025T | 24LC025 | 24LC025T |  |  |  |  |
|  |  |  |  | 24C02C | 24C02CT |  |  |
| 24AA04 | 24AA04T | 24LC04B | 24LC04BT |  |  |  |  |
| 24AA08 | 24AA08T | 24LC08B | 24LC08BT |  |  |  |  |
| 24AA16 | 24AA16T | 24LC16B | 24LC16BT |  |  |  |  |
| 24AA32A | 24AA32AT | 24LC32A | 24LC32AT |  |  |  |  |
| 24AA64 | 24AA64T | 24LC64 | 24LC64T |  |  | 24FC64 | 24FC64T |
| 24AA128 | 24AA128T | 24LC128 | 24LC128T |  |  | 24FC128 | 24FC128T |
| 24AA256 | 24AA256T | 24LC256 | 24LC256T |  |  | 24FC256 | 24FC256T |
| 24AA512 | 24AA512T | 24LC512 | 24LC512T |  |  | 24FC512 | 24FC512T |

Note: $\quad \mathrm{T}=$ Temperature range: I = Industrial, E = Extended

Legend: XX...X Part number or part number code
$Y \quad$ Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code (2 characters for small packages)
e3 $\quad \mathrm{Pb}$-free JEDEC designator for Matte Tin (Sn) plated devices

Note: For very small packages with no room for the Pb-free JEDEC designator e3, the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Note: Please visit www.microchip.com/Pbfree for the latest information on Pb-free conversion.

## 24AAXX/24LCXX/24FCXX

8-Lead $2 \times 3$ DFN


Example:


| 8-Lead 2x3mm DFN Package Marking (Pb-free) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device | Industrial <br> Line 1 Marking | Device | Industrial Line 1 Marking | E-Temp <br> Line 1 <br> Marking | Device | Industrial <br> Line 1 Marking | E-Temp <br> Line 1 <br> Marking |
| 24AA00 | 201 | 24LC00 | 204 | 205 | 24C00 | 207 | 208 |
| 24AA01 | 211 | 24LC01B | 214 | 215 |  |  |  |
| 24AA014 | 2N1 | 24LC014 | 2N4 | 2N5 |  |  |  |
|  |  |  |  |  | 24C01C | 2N7 | 2N8 |
| 24AA02 | 221 | 24LC02B | 224 | 225 |  |  |  |
| 24AA024 | 2P1 | 24LC024 | 2P4 | 2P5 |  |  |  |
| 24AA025 | 2R1 | 24LC025 | 2R4 | 2R5 |  |  |  |
|  |  |  |  |  | 24C02C | 2P7 | 2P8 |
| 24AA04 | 231 | 24LC04B | 234 | 235 |  |  |  |
| 24AA08 | 241 | 24LC08B | 244 | 245 |  |  |  |
| 24AA16 | 251 | 24LC16B | 254 | 255 |  |  |  |
| 24AA32A | 261 | 24LC32A | 264 | 265 |  |  |  |
| 24AA64 | 271 | 24LC64 | 274 | 275 | 24FC64 | 27A | 27B |

Legend: XX ...X Part number or part number code
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ' 01 ')
NNN Alphanumeric traceability code (2 characters for small packages)
e3)
Pb-free JEDEC designator for Matte Tin (Sn) plated devices

Note: For very small packages with no room for the Pb-free JEDEC designator e3, the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 24AAXX/24LCXX/24FCXX

## 8-Lead DFN



Example: Pb-free


| 8-Lead 5x6mm DFN Package Marking (Pb-free) |  |  |  |  |  |
| :--- | :---: | :--- | :---: | :--- | :---: |
| Device | Line 1 <br> Marking | Device | Line 1 <br> Marking | Device | Line 1 <br> Marking |
| 24AA128 | 24AA128 | 24 LC128 | 24 LC128 | 24 FC128 | 24FC128 |
| 24AA256 | 24AA256 | 24LC256 | 24LC256 | 24FC256 | 24FC256 |
| 24AA512 | 24AA512 | 24 LC512 | 24LC512 | 24FC512 | 24FC512 |

Note: Temperature range ( T ) listed on second line. I = Industrial, E = Extended

Legend: $X X$...X Part number or part number code
$Y \quad$ Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ' 01 ')
NNN Alphanumeric traceability code (2 characters for small packages)
e3 Pb-free JEDEC designator for Matte Tin (Sn) plated devices

Note: For very small packages with no room for the Pb-free JEDEC designator e3, the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 24AAXX/24LCXX/24FCXX

5-Lead SOT-23


Example:


| 5-Lead SOT-23 Package Marking (Pb-free) |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device | Comm. <br> Marking | Indust. Marking | Device | Comm. Marking | Indust. <br> Marking | E-Temp Marking | Device | Comm. <br> Marking | Indust. <br> Marking | E-Temp Marking |
| 24AA00 | AONN | BONN | 24LC00 | LONN | MONN | NONN | 24C00 | CONN | DONN | EONN |
| 24AA01 | A1NN | B1NN | 24LC01B | L1NN | M1NN | N1NN |  |  |  |  |
| 24AA02 | A2NN | B2NN | 24LC02B | L2NN | M2NN | N2NN |  |  |  |  |
| 24AA04 | A3NN | B3NN | 24LC04B | L3NN | M3NN | N3NN |  |  |  |  |
| 24AA08 | A4NN | B4NN | 24LC08B | L4NN | M4NN | N4NN |  |  |  |  |
| 24AA16 | A5NN | B5NN | 24LC16B | L5NN | M5NN | N5NN |  |  |  |  |

Legend: $X X \ldots$...X Part number or part number code
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ' 01 ')
NNN Alphanumeric traceability code (2 characters for small packages)
e3 Pb-free JEDEC designator for Matte Tin (Sn) plated devices

Note: For very small packages with no room for the Pb-free JEDEC designator e3, the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 24AAXX/24LCXX/24FCXX

8-Lead MSOP (150 mil)


Example:


| 8-Lead MSOP Package Marking (Pb-free) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device | Line 1 Marking | Device | Line 1 Marking | Device | Line 1 Marking | Device | Line 1 Marking |
| 24AA01 | 4A01T | 24LC01B | 4L1BT |  |  |  |  |
| 24AA014 | 4A14T | 24LC014 | 4L14T |  |  |  |  |
|  |  |  |  | 24C01C | 4C1CT |  |  |
| 24AA02 | 4A02T | 24LC02B | 4L2BT |  |  |  |  |
| 24AA024 | 4A24T | 24LC024 | 4L24T |  |  |  |  |
| 24AA025 | 4A25T | 24LC025 | 4L25T |  |  |  |  |
|  |  |  |  | 24C02C | 4C2CT |  |  |
| 24AA04 | 4A04T | 24LC04B | 4L4BT |  |  |  |  |
| 24AA08 | 4A08T | 24LC08B | 4L8BT |  |  |  |  |
| 24AA16 | 4A16T | 24LC16B | 4L16T |  |  |  |  |
| 24AA32A | 4A32AT | 24LC32A | 4L32AT |  |  |  |  |
| 24AA64 | 4A64T | 24LC64 | 4L64T |  |  | 24FC64 | 4F64T |
| 24AA128 | 4A128T | 24LC128 | 4L128T |  |  | 24FC128 | 4F128T |
| 24AA256 | 4A256T | 24LC256 | 4L256T |  |  | 24FC256 | 4F256T |

Note: $\quad \mathrm{T}=$ Temperature range: $\mathrm{I}=$ Industrial, $\mathrm{E}=$ Extended

Legend: XX...X Part number or part number code
$Y \quad$ Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code (2 characters for small packages)
e3 Pb-free JEDEC designator for Matte Tin (Sn) plated devices

Note: $\quad$ For very small packages with no room for the Pb-free JEDEC designator e3, the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 24AAXX/24LCXX/24FCXX

8-Lead TSSOP


Example:


| 8-Lead TSSOP Package Marking (Pb-free) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device | Line 1 Marking | Device | Line 1 Marking | Device | Line 1 Marking | Device | Line 1 Marking |
| 24AA00 | 4A00 | 24LC00 | 4L00 | 24C00 | 4C00 |  |  |
| 24AA01 | 4A01 | 24LC01B | 4L1B |  |  |  |  |
| 24AA014 | 4A14 | 24LC014 | 4L14 |  |  |  |  |
|  |  |  |  | 24C01C | 4C1C |  |  |
| 24AA02 | 4A02 | 24LC02B | 4L02 |  |  |  |  |
| 24AA024 | 4A24 | 24LC024 | 4L24 |  |  |  |  |
| 24AA025 | 4A25 | 24LC025 | 4L25 |  |  |  |  |
|  |  |  |  | 24C02C | 4C2C |  |  |
| 24AA04 | 4A04 | 24LC04B | 4L04 |  |  |  |  |
| 24AA08 | 4A08 | 24LC08B | 4L08 |  |  |  |  |
| 24AA16 | 4A16 | 24LC16B | 4L16 |  |  |  |  |
| 24AA32A | 4AA | 24LC32A | 4LA |  |  |  |  |
| 24AA64 | 4AB | 24LC64 | 4LB |  |  | 24FC64 | 4FB |
| 24AA128 | 4AC | 24LC128 | 4LC |  |  | 24FC128 | 4FC |
| 24AA256 | 4AD | 24LC256 | 4LD |  |  | 24FC256 | 4FD |

Note: $\quad \mathrm{T}=$ Temperature range: $\mathrm{I}=$ Industrial, E = Extended

Legend: $X X$...X Part number or part number code
$Y \quad$ Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code (2 characters for small packages)
e3)
Pb -free JEDEC designator for Matte Tin (Sn) plated devices

Note: For very small packages with no room for the Pb-free JEDEC designator e3, the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 24AAXX/24LCXX/24FCXX

## 8-Lead Plastic Dual In-Line (P or PA) - $\mathbf{3 0 0}$ mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | INCHES |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Dimension Limits | MIN | NOM | MAX |
| Number of Pins | N | 8 |  |  |
| Pitch | e | .100 BSC |  |  |
| Top to Seating Plane | A | - | - | .210 |
| Molded Package Thickness | A 2 | .115 | .130 | .195 |
| Base to Seating Plane | A 1 | .015 | - | - |
| Shoulder to Shoulder Width | E | .290 | .310 | .325 |
| Molded Package Width | E 1 | .240 | .250 | .280 |
| Overall Length | D | .348 | .365 | .400 |
| Tip to Seating Plane | L | .115 | .130 | .150 |
| Lead Thickness | c | .008 | .010 | .015 |
| Upper Lead Width | b 1 | .040 | .060 | .070 |
| Lower Lead Width | b | .014 | .018 | .022 |
| Overall Row Spacing § | eB | - | - | .430 |

## Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

## 24AAXX/24LCXX/24FCXX

## 8-Lead Plastic Small Outline (SN or OA) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N |  | 8 |  |
| Pitch | e |  | 27 BS |  |
| Overall Height | A | - | - | 1.75 |
| Molded Package Thickness | A2 | 1.25 | - | - |
| Standoff § | A1 | 0.10 | - | 0.25 |
| Overall Width | E |  | . 00 BS |  |
| Molded Package Width | E1 |  | 90 BS |  |
| Overall Length | D |  | 90 BS |  |
| Chamfer (optional) | h | 0.25 | - | 0.50 |
| Foot Length | L | 0.40 | - | 1.27 |
| Footprint | L1 |  | . 04 RE |  |
| Foot Angle | $\phi$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Lead Thickness | c | 0.17 | - | 0.25 |
| Lead Width | b | 0.31 | - | 0.51 |
| Mold Draft Angle Top | $\alpha$ | $5^{\circ}$ | - | $15^{\circ}$ |
| Mold Draft Angle Bottom | $\beta$ | $5^{\circ}$ | - | $15^{\circ}$ |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-057B

## 24AAXX/24LCXX/24FCXX

## 8-Lead Plastic Dual Flat, No Lead Package (MC) - $2 \times 3 \times 0.9$ mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


NOTE $2 \xrightarrow{C}$

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 8 |  |  |
| Pitch | e | 0.50 BSC |  |  |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | A3 | 0.20 REF |  |  |
| Overall Length | D | 2.00 BSC |  |  |
| Overall Width | E |  |  |  |
| Exposed Pad Length | D2 | 1.30 | - | 1.75 |
| Exposed Pad Width | E2 | 1.50 | - | 1.90 |
| Contact Width | b | 0.18 | 0.25 | 0.30 |
| Contact Length | L | 0.30 | 0.40 | 0.50 |
| Contact-to-Exposed Pad | K | 0.20 | - | - |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

## 24AAXX/24LCXX/24FCXX

## 8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 1.27 BSC |  |  |
| Pitch | e |  |  |  |
| Overall Height | A | 0.80 | 0.85 | 1.00 |
| Standoff | A1 | 0.00 | 0.01 | 0.05 |
| Contact Thickness | A3 | 0.20 REF |  |  |
| Overall Length | D | 5.00 BSC |  |  |
| Overall Width | E |  |  |  |
| Exposed Pad Length | D2 | 3.90 | 4.00 | 4.10 |
| Exposed Pad Width | E2 | 2.20 | 2.30 | 2.40 |
| Contact Width | b | 0.35 | 0.40 | 0.48 |
| Contact Length | L | 0.50 | 0.60 | 0.75 |
| Contact-to-Exposed Pad | K | 0.20 | - | - |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-122B

## 24AAXX/24LCXX/24FCXX

## 5-Lead Plastic Small Outline Transistor (OT or CT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 5 |  |  |
| Lead Pitch | e | 0.95 BSC |  |  |
| Outside Lead Pitch | e 1 |  |  |  |
| Overall Height | A | 0.90 | - | 1.45 |
| Molded Package Thickness | A2 | 0.89 | - | 1.30 |
| Standoff | A1 | 0.00 | - | 0.15 |
| Overall Width | E | 2.20 | - | 3.20 |
| Molded Package Width | E 1 | 1.30 | - | 1.80 |
| Overall Length | D | 2.70 | - | 3.10 |
| Foot Length | L | 0.10 | - | 0.60 |
| Footprint | L1 | 0.35 | - | 0.80 |
| Foot Angle | $\phi$ | $0^{\circ}$ | - | $30^{\circ}$ |
| Lead Thickness | c | 0.08 | - | 0.26 |
| Lead Width | b | 0.20 | - | 0.51 |

## Notes:

1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing C04-091B

## 24AAXX/24LCXX/24FCXX

## 8-Lead Plastic Micro Small Outline Package (MS or UA) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-111B

## 24AAXX/24LCXX/24FCXX

## 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 8 |  |  |
| Pitch | e | 0.65 BSC |  |  |
| Overall Height | A | - | - | 1.20 |
| Molded Package Thickness | A2 | 0.80 | 1.00 | 1.05 |
| Standoff | A1 | 0.05 | - | 0.15 |
| Overall Width | E | 6.40 BSC |  |  |
| Molded Package Width | E1 | 4.30 | 4.40 | 4.50 |
| Molded Package Length | D | 2.90 | 3.00 | 3.10 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | L1 | 1.00 REF |  |  |
| Foot Angle | $\phi$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Lead Thickness | C | 0.09 | - | 0.20 |
| Lead Width | b | 0.19 | - | 0.30 |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions $D$ and $E 1$ do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-086B

## 24AAXX/24LCXX/24FCXX

NOTES:

## 24AAXX/24LCXX/24FCXX

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support - Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support - Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip - Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives


## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.
To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

## CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.
Technical support is available through the web site at: http://support.microchip.com

## 24AAXX/24LCXX/24FCXX

## READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

RE: Reader Response
From: Name $\qquad$
Company $\qquad$
Address $\qquad$
City / State / ZIP / Country $\qquad$ - $\qquad$
FAX: $\qquad$
$\qquad$ $-$
Application (optional):
Would you like a reply? Y N
Device: 24AAXX/24LCXX/24FCXX Literature Number: DS21930B
Questions:

1. What are the best features of this document?
$\qquad$
2. How does this document meet your hardware and software development needs?
$\qquad$
3. Do you find the organization of this document easy to follow? If not, why?
$\qquad$
4. What additions to the document do you think would enhance the structure and subject?
$\qquad$
$\qquad$
5. What deletions from the document could be made without affecting the overall usefulness?
$\qquad$
6. Is there any incorrect or misleading information (what and where)?
$\qquad$
$\qquad$
7. How would you improve this document?
$\qquad$
$\qquad$

## 24AAXX/24LCXX/24FCXX

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


## 24AAXX/24LCXX/24FCXX

## NOTES:

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KeELOQ, KeELoq logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, PS logo, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Analog-for-the-Digital Age, Application Maestro, CodeGuard dsPICDEM, dsPICDEM.net, dsPICworks, ECAN,
ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
All other trademarks mentioned herein are property of their respective companies.
© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® ${ }^{\circledR}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## Worldwide Sales and Service

## AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://support.microchip.com
Web Address:
www.microchip.com

## Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

## Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

## Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

## Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

## Detroit

Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

## Kokomo

Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387

## Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

## Santa Clara

Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

## Toronto

Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

## ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Habour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
China - Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104
China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889
China - Fuzhou
Tel: 86-591-8750-3506
Fax: 86-591-8750-3521
China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431
China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205
China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066
China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393
China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760
China - Shunde
Tel: 86-757-2839-5507
Fax: 86-757-2839-5571
China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118
China - Xian
Tel: 86-29-8833-7250
Fax: 86-29-8833-7256

## ASIA/PACIFIC

India - Bangalore
Tel: 91-80-4182-8400
Fax: 91-80-4182-8422
India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632
India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

## Japan - Yokohama

Tel: 81-45-471-6166
Fax: 81-45-471-6122

## Korea - Gumi

Tel: 82-54-473-4301
Fax: 82-54-473-4302
Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang
Tel: 60-4-646-8870
Fax: 60-4-646-5086
Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

## Singapore

Tel: 65-6334-8870
Fax: 65-6334-8850
Taiwan - Hsin Chu
Tel: 886-3-572-9526
Fax: 886-3-572-6459
Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-536-4803

## Taiwan - Taipei

Tel: 886-2-2500-6610
Fax: 886-2-2508-0102
Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

## EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

## France - Paris

Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

## Spain - Madrid

Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820


[^0]:    $\mathrm{x}=$ "don't care" bit

    * Chip Select bits A1 and A0 must be set to '0' for $24 X X 128 / 256$ devices in the MSOP package

[^1]:    * See Table 1-1 for maximum number of data bytes in a page.

